

# L7C185 8K x 8 Static RAM (Low Power)

#### FEATURES

- 8K x 8 Static RAM with Chip Select Powerdown, Output Enable
- □ Auto-Powerdown<sup>TM</sup> Design
- □ Advanced CMOS Technology
- □ High Speed to 12 ns maximum
- ❑ Low Power Operation Active: 425 mW typical at 25 ns Standby (typical): 400µW (L7C185) 200 µW (L7C185-L)
- Data Retention at 2 V for Battery Backup Operation
- DESC SMD No. 5962-38294
- □ Available 100% Screened to MIL-STD-883, Class B
- Plug Compatible with IDT7164, Cypress CY7C185/186
- □ Package Styles Available:
- 28-pin Plastic DIP
  - 28-pin Ceramic DIP
  - 28-pin Plastic SOJ
  - 28-pin Ceramic Flatpack
  - 28-pin Ceramic LCC
  - 32-pin Ceramic LCC

#### DESCRIPTION

The L7C185 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 425 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) for the L7C185 and 50 mW (typical) for the L7C185-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown<sup>™</sup> circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in mactive storage with a supply voltage as low as 2 V. The L7C185 and L7CL185-L consume only 30  $\mu$ W and 15  $\mu$ W (typical) respectively at 3 V, allowing effective battery backup operation.


The L7C185 provides asynchronous (unclocked) operation with matching access and cycle times Two Chip Enables (one active-low) and a threestate // O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12. Reading from a designated location is accomplished by presenting an address and driving  $\overline{CE1}$  and  $\overline{OE}$ LOW and CE2 and  $\overline{WE}$  HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when  $\overline{CE1}$  or  $\overline{OE}$  is HIGH, or CE2 or  $\overline{WE}$  is LOW.


Writing to an addressed location is accomplished when the active-low  $\overline{CE1}$  and  $\overline{WE}$  inputs are both LOW, and CE2 is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C185 can withstand an injection current of up to 200 mA on any pin without damage.









Storage temperature	−65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	-3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	
-	


OPERAT	ING CONDITIONS To meet sp	ecified electrical and switching characteristics			$\square$	•	
ModeTemperature Range (Ambient)Supply VActive Operation, Commercial0°C to +70°C4.5 V < V commercial				- /		$\square$	
Active Operation, Industrial $-40^{\circ}$ C to +85°C $4.5$ V $\leq$ V cc					$\sim$		
A	ctive Operation, Military	–55°C to +125°C	V ≤ Vcc ≤	≤ 5.5 ∖	$\sim$		
D	ata Retention, Commercial	0°C to +70°C 2.0	V≤Vcc≤	≤ 5.5 \	/		
D	ata Retention, Industrial	-40°C to +85°C 2.0	$V \leq \mathbf{V} \subset \mathbf{V}$	≦ 5.5 ∖	/		
D	ata Retention, Military	-55°C to +125°C	V ≤ <b>V</b> CC ≤	≤ 5.5 \	/		
ELECTR	ICAL CHARACTERISTICS Ove	er Operating Conditions (Note 5)					1
		$\wedge$	, 	Ľ	7C185	5	
Symbol	Parameter	Test Condition	I	Min	Тур	Max	Unit
<b>V</b> он	Output High Voltage	Vcc = 4.5 V 10H = -4.0 mA		2.4			V
VOL	Output Low Voltage					0.4	V
<b>V</b> ін	Input High Voltage	$\Rightarrow \bigcirc \bigcirc$		2.2		<b>V</b> cc +0.5	~
Vi∟	Input Low Voltage	(Note 3)	-	-0.5		0.8	V
lix	Input Leakage Current	$Ground \leq Vin \leq VCC$		-5		+5	μA
loz	Output Leakage Current	(Note 4)				+5	μA
ICC2	Vcc Current, TTL Inactive	urrent, TTL Inactive Note 7)			12	40	mA
ICC3 VCC Current, CMOS Standby (Note 8)				80	2000	μA	
ICC4	ICC4 VCC Current, Data Retention VCC = 3.0 V (Note 9)				10	150	μA
CIN Input Capacitarice Ambient Temp = 25°C, Vcc = 5.0 V					7	pF	
<b>C</b> OUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)				8	pF
			L7C185-				
Symbol	Parameter	Test Condition	20	15	12	10	Unit
ICC1	Vcc Current, Active	(Note 6)	125 1	130	140	150	mA




## SWITCHING CHARACTERISTICS Over Operating Range

#### **READ CYCLE** Notes 5, 11, 12, 22, 23, 24 (ns)

Symbol			L7C185-								
	Parameter	20		15		12		10	0		
		Min	Max	Min	Max	Min	Max	Min	Мах		
<b>t</b> avav	Read Cycle Time	20		15		12		10			
<b>t</b> avqv	Address Valid to Output Valid (Notes 13, 14)		20		15		12		10		
<b>t</b> axqx	Address Change to Output Change	3		3		3		3			
<b>t</b> CLQV	Chip Enable Low to Output Valid (Notes 13, 15)		20		15		12		10		
<b>t</b> CLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3 🔹	$\langle \langle \rangle$	3	$\square$	3			
<b>t</b> CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		8	$\land$	4	$\bigvee$	3	$\land$	3		
<b>t</b> OLQV	Output Enable Low to Output Valid		10		7	$\langle \langle$	6	$\square$	5		
<b>t</b> OLQZ	Output Enable Low to Output Low Z (Notes 20, 21)	0	$\langle \land$	d		0		0			
<b>t</b> OHQZ	Output Enable High to Output High Z (Notes 20, 21)		8	$\overline{)}$	4		3		3		
<b>t</b> PU	Input Transition to Power Up (Notes 10, 19)	ø		0	$\langle \rangle$	0		0			
<b>t</b> PD	Power Up to Power Down (Notes 10, 19)		20		15	$\geq$	12		10		
<b>t</b> CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0			
Read C	CYCLE — ADDRESS CONTROLLED Notes 13, 14	$\overline{\langle}$	$\checkmark$								





VIII \*\*/





### SWITCHING CHARACTERISTICS Over Operating Range

#### WRITE CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)

			L7C185–								
			20		15		12		0		
Symbol	Parameter	Mir	Max	Min	Max	Min	Max	Min	Max		
<b>t</b> avav	Write Cycle Time	20		15		12		10			
<b>t</b> CLEW	Chip Enable Low to End of Write Cycle	15		12		10		9			
<b>t</b> avbw	Address Valid to Beginning of Write Cycle	0		0		0		0			
<b>t</b> AVEW	Address Valid to End of Write Cycle	15		12		10	$\land$	9			
<b>t</b> ewax	End of Write Cycle to Address Change	0		0	$\langle \langle \rangle$	0		0			
<b>t</b> WLEW	Write Enable Low to End of Write Cycle	15		/1	$\square$	9		8			
<b>t</b> dvew	Data Valid to End of Write Cycle	10		8		6		5			
<b>t</b> ewdx	End of Write Cycle to Data Change	0		R		0	$\boxtimes$	0			
<b>t</b> whqz	Write Enable High to Output Low Z (Notes 20, 21)	~	Ý	3		3	$\sim$	3			
<b>t</b> WLQZ	Write Enable Low to Output High Z (Notes 20, 21)	$\sim$	7		5		5		5		

## WRITE CYCLE - WE CONTROLLED Notes 16, 17, 18, 19









#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.

4. Tested with  $GND \le VOUT \le VCC$ . The device is disabled, i.e.,  $\overline{CE1} = VCC$ , CE2 = GND.

5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.

6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e.,  $\overline{CE1} \le VIL$ ,  $CE2 \ge VIH$ ,  $\overline{WE} \le VIL$ . Input pulse levels are 0 to 3.0 V.

7. Tested with outputs open and all address and data inputs changing at the maximumread cycle rate. The device is continuously disabled, i.e.,  $\overline{CE1} \ge VIH$ ,  $\overline{CE2} \le VIL$ .

8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e.,  $\overline{QE_1} = V_{CC}$ , CE<sub>2</sub> = GND. Input levels are within 0.2 V of V<sub>CC</sub> or GND.

9. Data retention operation requires that VCC never drop below 2.0 V.  $\overline{CE1}$  must be  $\geq V_{CC} - 0.2$  V or CE2 must be  $\leq 0.2$  V. All other inputs must meet VIN  $\geq V_{CC} - 0.2$  V or VIN  $\leq 0.2$  V to ensure full powerdown. For low power version (if applicable), this requirement applies only to  $\overline{CE1}$ , CE2, and WE; there are no restrictions on data and address.

10. These parameters are guaranteed but not 100% tested.

11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).

12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

13.  $\overline{\text{WE}}$  is high for the read cycle.

14. The chip is continuously selected ( $\overline{\mathbb{ZE}_1}$  low, CE2 high).

15. All address lines are valid prior-to or coincident-with the  $\overline{CE_1}$  and  $CE_2$  transition to active.

16. The internal write cycle of the memory is defined by the overlap of  $\overline{CE1}$  and  $\overline{CE2}$ active and  $\overline{WE}$  low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.

17. If  $\overline{WE}$  goes low before or concurrent with the latter of  $\overline{CE_1}$  and  $CE_2$  going active, the output remains in a high impedance state.

18. If  $\overline{CE1}$  and CE2 goes inactive before or concurrent with  $\overline{WE}$  going high, the output remains in a high impedance state.

19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:

- a. Rising edge of CE2 ( $\overline{CE1}$  active) or the falling edge of  $\overline{CE1}$  (CE2 active).
- b. Falling edge of  $\overline{WE}$  ( $\overline{CE1}$ , CE2 active).
- c. Transition on any address line ( $\overline{CE1}$ , CE2 active).
- d. Transition on any data line ( $\overline{CE1}$ , CE2, and  $\overline{WE}$  active).


The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width. 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.

21. Transition is measured  $\pm 200 \text{ mV}$  from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.


22. All address timings are referenced from the last valid address line to the first transitioning address line


23.  $\overline{CE_1}$ , CE<sub>2</sub> or  $\overline{WE}$  must be mactive during address transitions.

24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.




#### FIGURE 1b.










\*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185CMB15L)

## 64K Static RAMs



DEVICES INCORPORATED

## 8K x 8 Static RAM (Low Power)




\*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185MMB15L)

### = 64K Static RAMs



DEVICES INCORPORATED

## 8K x 8 Static RAM (Low Power)



\*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185KMB15L)

### 64K Static RAMs